NAME
cudaDeviceProp -SYNOPSIS
Data Fields
int asyncEngineCount
Detailed Description
CUDA device propertiesField Documentation
int cudaDeviceProp::asyncEngineCount
Number of asynchronous enginesint cudaDeviceProp::canMapHostMemory
Device can map host memory with cudaHostAlloc/cudaHostGetDevicePointerint cudaDeviceProp::canUseHostPointerForRegisteredMem
Device can access host registered memory at the same virtual address as the CPUint cudaDeviceProp::clockRate
Clock frequency in kilohertzint cudaDeviceProp::computeMode
Compute mode (See cudaComputeMode)int cudaDeviceProp::computePreemptionSupported
Device supports Compute Preemptionint cudaDeviceProp::concurrentKernels
Device can possibly execute multiple kernels concurrentlyint cudaDeviceProp::concurrentManagedAccess
Device can coherently access managed memory concurrently with the CPUint cudaDeviceProp::cooperativeLaunch
Device supports launching cooperative kernels via cudaLaunchCooperativeKernelint cudaDeviceProp::cooperativeMultiDeviceLaunch
Device can participate in cooperative kernels launched via cudaLaunchCooperativeKernelMultiDeviceint cudaDeviceProp::deviceOverlap
Device can concurrently copy memory and execute a kernel. Deprecated. Use instead asyncEngineCount.int cudaDeviceProp::directManagedMemAccessFromHost
Host can directly access managed memory on the device without migration.int cudaDeviceProp::ECCEnabled
Device has ECC support enabledint cudaDeviceProp::globalL1CacheSupported
Device supports caching globals in L1int cudaDeviceProp::hostNativeAtomicSupported
Link between the device and the host supports native atomic operationsint cudaDeviceProp::integrated
Device is integrated as opposed to discreteint cudaDeviceProp::isMultiGpuBoard
Device is on a multi-GPU boardint cudaDeviceProp::kernelExecTimeoutEnabled
Specified whether there is a run time limit on kernelsint cudaDeviceProp::l2CacheSize
Size of L2 cache in bytesint cudaDeviceProp::localL1CacheSupported
Device supports caching locals in L1int cudaDeviceProp::managedMemory
Device supports allocating managed memory on this systemint cudaDeviceProp::maxGridSize[3]
Maximum size of each dimension of a gridint cudaDeviceProp::maxSurface1D
Maximum 1D surface sizeint cudaDeviceProp::maxSurface1DLayered[2]
Maximum 1D layered surface dimensionsint cudaDeviceProp::maxSurface2D[2]
Maximum 2D surface dimensionsint cudaDeviceProp::maxSurface2DLayered[3]
Maximum 2D layered surface dimensionsint cudaDeviceProp::maxSurface3D[3]
Maximum 3D surface dimensionsint cudaDeviceProp::maxSurfaceCubemap
Maximum Cubemap surface dimensionsint cudaDeviceProp::maxSurfaceCubemapLayered[2]
Maximum Cubemap layered surface dimensionsint cudaDeviceProp::maxTexture1D
Maximum 1D texture sizeint cudaDeviceProp::maxTexture1DLayered[2]
Maximum 1D layered texture dimensionsint cudaDeviceProp::maxTexture1DLinear
Maximum size for 1D textures bound to linear memoryint cudaDeviceProp::maxTexture1DMipmap
Maximum 1D mipmapped texture sizeint cudaDeviceProp::maxTexture2D[2]
Maximum 2D texture dimensionsint cudaDeviceProp::maxTexture2DGather[2]
Maximum 2D texture dimensions if texture gather operations have to be performedint cudaDeviceProp::maxTexture2DLayered[3]
Maximum 2D layered texture dimensionsint cudaDeviceProp::maxTexture2DLinear[3]
Maximum dimensions (width, height, pitch) for 2D textures bound to pitched memoryint cudaDeviceProp::maxTexture2DMipmap[2]
Maximum 2D mipmapped texture dimensionsint cudaDeviceProp::maxTexture3D[3]
Maximum 3D texture dimensionsint cudaDeviceProp::maxTexture3DAlt[3]
Maximum alternate 3D texture dimensionsint cudaDeviceProp::maxTextureCubemap
Maximum Cubemap texture dimensionsint cudaDeviceProp::maxTextureCubemapLayered[2]
Maximum Cubemap layered texture dimensionsint cudaDeviceProp::maxThreadsDim[3]
Maximum size of each dimension of a blockint cudaDeviceProp::maxThreadsPerBlock
Maximum number of threads per blockint cudaDeviceProp::maxThreadsPerMultiProcessor
Maximum resident threads per multiprocessorint cudaDeviceProp::memoryBusWidth
Global memory bus width in bitsint cudaDeviceProp::memoryClockRate
Peak memory clock frequency in kilohertzsize_t cudaDeviceProp::memPitch
Maximum pitch in bytes allowed by memory copiesint cudaDeviceProp::multiGpuBoardGroupID
Unique identifier for a group of devices on the same multi-GPU boardint cudaDeviceProp::multiProcessorCount
Number of multiprocessors on deviceint cudaDeviceProp::pageableMemoryAccess
Device supports coherently accessing pageable memory without calling cudaHostRegister on itint cudaDeviceProp::pageableMemoryAccessUsesHostPageTables
Device accesses pageable memory via the host's page tablesint cudaDeviceProp::pciBusID
PCI bus ID of the deviceint cudaDeviceProp::pciDeviceID
PCI device ID of the deviceint cudaDeviceProp::pciDomainID
PCI domain ID of the deviceint cudaDeviceProp::regsPerBlock
32-bit registers available per blockint cudaDeviceProp::regsPerMultiprocessor
32-bit registers available per multiprocessorsize_t cudaDeviceProp::sharedMemPerBlock
Shared memory available per block in bytessize_t cudaDeviceProp::sharedMemPerBlockOptin
Per device maximum shared memory per block usable by special opt insize_t cudaDeviceProp::sharedMemPerMultiprocessor
Shared memory available per multiprocessor in bytesint cudaDeviceProp::singleToDoublePrecisionPerfRatio
Ratio of single precision performance (in floating-point operations per second) to double precision performanceint cudaDeviceProp::streamPrioritiesSupported
Device supports stream prioritiessize_t cudaDeviceProp::surfaceAlignment
Alignment requirements for surfacesint cudaDeviceProp::tccDriver
1 if device is a Tesla device using TCC driver, 0 otherwisesize_t cudaDeviceProp::textureAlignment
Alignment requirement for texturessize_t cudaDeviceProp::texturePitchAlignment
Pitch alignment requirement for texture references bound to pitched memorysize_t cudaDeviceProp::totalConstMem
Constant memory available on device in bytessize_t cudaDeviceProp::totalGlobalMem
Global memory available on device in bytesint cudaDeviceProp::unifiedAddressing
Device shares a unified address space with the hostint cudaDeviceProp::warpSize
Warp size in threadsAuthor
Generated automatically by Doxygen from the source code.12 Jun 2018 | Version 6.0 |